

DATE		PAGE		NO.	
1917	10-10	10-10	10-10	10-10	10-10

RECEIVED
 1917
 10-10

THE OFFICE OF THE
 SECRETARY OF THE
 DEPARTMENT OF THE
 INTERIOR
 WASHINGTON, D. C.
 1917

1917									
1	2	3	4	5	6	7	8	9	10
11	12	13	14	15	16	17	18	19	20
21	22	23	24	25	26	27	28	29	30
31	32	33	34	35	36	37	38	39	40
41	42	43	44	45	46	47	48	49	50
51	52	53	54	55	56	57	58	59	60
61	62	63	64	65	66	67	68	69	70
71	72	73	74	75	76	77	78	79	80
81	82	83	84	85	86	87	88	89	90
91	92	93	94	95	96	97	98	99	100

TABLE OF CONTENTS

Chapter	Page
1.1 INTRODUCTION	3
1.2 UNPACKING AND INSPECTION	5
1.3 ADDRESS RANGE SELECTION	5
1.4 BATTERY BACK-UP	9
1.5 INTERNAL/EXTERNAL REFRESH	9
1.6 INSTALLATION	10
 2.0 MAINTENANCE	 10

TABLES AND FIGURES

Table	Page
1.1 JUMPER DEFINITIONS	3-4
1.2 SWITCH DEFINITIONS	4-5
1.3 BUS TYPE SELECTION	5
1.4 STARTING ADDRESS SELECTION	7
1.5 ADDRESS RANGE SELECTION	8
1.6 I/O SPACE SELECTION	8
1.7 MEMORY SIZE SELECTION	9

Figure	Page
1.1 JUMPER AND SWITCH PLACEMENT	6
1.2 EXTERNAL REFRESH TIMING	10



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE
A

DWG. NO. 409103882-001

A

SCALE _____ SHEET 2 OF _____

RECEIVED

THE UNIVERSITY OF CHICAGO
LIBRARY
1100 EAST 58TH STREET
CHICAGO, ILL. 60637

LIBRARY OF THE UNIVERSITY OF CHICAGO
1100 EAST 58TH STREET
CHICAGO, ILL. 60637

LIBRARY OF THE UNIVERSITY OF CHICAGO
1100 EAST 58TH STREET
CHICAGO, ILL. 60637

LIBRARY OF THE UNIVERSITY OF CHICAGO
1100 EAST 58TH STREET
CHICAGO, ILL. 60637

LIBRARY OF THE UNIVERSITY OF CHICAGO
1100 EAST 58TH STREET
CHICAGO, ILL. 60637

CHAPTER I INSTALLATION AND MAINTENANCE

1.1 INTRODUCTION

This section will provide the information necessary to install the NS23M, install or remove any of the options, and maintain the memory. Table 1.1 lists the configuration jumpers and a description of each, Table 1.2 lists the switches and their functions and Figure 1.1 shows the placement of the jumpers and switches.

W1*	I. = 200 ns DRAM R. = 150 ns DRAM
W2*	I. = 150 ns DRAM R = 200 ns DRAM
W3*	I. = Test Only R = Standard Configuration
W4*	I. = Standard Configuration R = Test Only
W5*	I = 32K DRAM R = 16K or 64K DRAM
W6*	I. = 64K DRAM R = 16K or 32K DRAM
W7*	I. = 16K DRAM R. = 32K or 64K DRAM
W8*	I. = Test Only R = Standard Configuration
W9*	I. = Standard Configuration R = Test Only
W10	I. = Internal Refresh R = External Refresh
W11	I. = External Refresh R = Internal Refresh
W12*	I. = 16K or 64K DRAM R = 32K DRAM

Table 1.1
Jumper Definition



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE

A

DWG. NO.

409103882-001

A

SCALE

SHEET 3 OF

THE
OFFICE OF THE
SECRETARY OF THE
NAVY
WASHINGTON, D. C.
JANUARY 1, 1900

TO THE
HONORABLE
MEMBERS OF THE
NAVY

DEAR SIR:

I have the honor to acknowledge the receipt of your letter of the 29th inst.

and in reply to inform you that the same has been forwarded to the proper authorities for their consideration.

I am, Sir, very respectfully,
Yours,
J. D. LONG



Table 1.1 (Continued)

W13*	I = 32K DRAM - Upper R = 16K or 32K Lower or 64K DRAM
W14*	I = 32K DRAM - Lower R = 16K, 32K Upper or 64K DRAM
W15	I = 18 Bit Address Bus R = 22 Bit Address Bus
W16	I = External Refresh to MEMSEL R = External Refresh isolated from MEMSEL
W17*	I = 150 ns DRAM R = 200 ns DRAM
W18*	I = 200 ns DRAM R = 150 ns DRAM
W19	I = +5v Battery Back-up R = +5v Standard
W20	I = +5v Standard R = +5v Battery Back-up

* Factory Configuration - Do not Alter!

DIP SWITCH 1

S1-1	Starting Address Select LSB
S1-2	Starting Address Select
S1-3	
S1-4	
S1-5	
S1-6	
S1-7	
S1-8	
S1-9	Starting Address Select MSB
S1-10	2K/4K I/O Space

Table 1.2
Switch Definitions



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE A	DWG. NO. 409103882-001	A
SCALE	SHEET 4	OF

Table 1.2 (Continued)

DIP SWITCH 2	
S2-1	Memory Size LSB
S2-2	Memory Size
S2-3	Memory Size
S2-4	Memory Size MSB

1.2 UNPACKING AND INSPECTION

Follow the steps listed below to unpack and inspect the NS23M memory module:


1. Remove all packing material from shipping container.
2. Remove memory board from its container.
3. Inspect the board for damage, checking for bent parts, damaged IC's, broken wires or connectors, broken switches, etc. If any damage is found, do not attempt to install the memory.

1.3 ADDRESS RANGE SELECTION

The address range is set by assigning a bus type, selecting the proper I/O space, assigning a starting address and memory size. Refer to Table 1.3 for bus type selection, Table 1.4 and 1.5 for starting address selection, Table 1.6 for I/O space selection, and Table 1.7 for memory size selection.


Bus Type	Install/ Remove
18 Bit Address Bus	Install Jumper W15
22 Bit Address Bus	Remove Jumper W15

Table 1.3 Bus Type Selection



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE A	DWG. NO. 409103882-001	A
SCALE	SHEET 5 OF	



STARTING ADDRESS*	SWITCH SETTINGS**				
	S1-5	S1-4	S1-3	S1-2	S1-1
0K	0	0	0	0	0
4K	0	0	0	0	1
8K	0	0	0	1	0
12K	0	0	0	1	1
16K	0	0	1	0	0
20K	0	0	1	0	1
24K	0	0	1	1	0
28K	0	0	1	1	1
32K	0	1	0	0	0
36K	0	1	0	0	1
40K	0	1	0	1	0
44K	0	1	0	1	1
48K	0	1	1	0	0
52K	0	1	1	0	1
56K	0	1	1	1	0
60K	0	1	1	1	1
64K	1	0	0	0	0
68K	1	0	0	0	1
72K	1	0	0	1	0
76K	1	0	0	1	1
80K	1	0	1	0	0
84K	1	0	1	0	1
88K	1	0	1	1	0
92K	1	0	1	1	1
96K	1	1	0	0	0
100K	1	1	0	0	1
104K	1	1	0	1	0
108K	1	1	0	1	1
112K	1	1	1	0	0
116K	1	1	1	0	1
120K	1	1	1	1	0
124K	1	1	1	1	1

* In 4K word increments

** 0 = Open (OFF)
1 = CLOSED (ON)

Table 1.4 - STARTING ADDRESS SELECTION



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE
A

DWG. NO.

409103882-001

SCALE

SHEET 7 OF

THE UNIVERSITY OF CHICAGO

DEPARTMENT OF CHEMISTRY

RESEARCH REPORT

NO. 1

1950

1951

1952

1953

1954

1955

1956

1957

1958

1959

1960

1961

1962

1963

1964

1965

1966

1967

1968

ADDRESS RANGE	S1-9	S1-8	S1-7	S1-6
0K-128	0	0	0	0
128K-256K	0	0	0	1
256K-384K	0	0	1	0
384K-512K	0	0	1	1
512K-640K	0	1	0	0
640K-768K	0	1	0	1
768K-896K	0	1	1	0
896K-1024K	0	1	1	1
1024K-1152K	1	0	0	0
1152K-1280K	1	0	0	1
1280K-1408K	1	0	1	0
1408K-1536K	1	0	1	1
1536K-1664K	1	1	0	0
1664K-1792K	1	1	0	1
1792K-1920K	1	1	1	0
1920K-2048K	1	1	1	1

* To use addresses above 128K, 22 bit addressing must be used. In this case, the starting address will be the sum of the address in Table 1.5 and the lower limit of the range in Table 1.6.

** 0 = OPEN (OFF)
1 = CLOSED (ON)

Table 1.5. - ADDRESS RANGE SELECTION

I/O SPACE	S1-10
2K I/O	Close
4K I/O	Open

Table 1.6 I/O Space Selection



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE
A

DWG. NO.

409103882-001

A

SCALE

SHEET 8 OF

Year	1911	1912	1913	1914	1915
1	1	1	1	1	1
2	1	1	1	1	1
3	1	1	1	1	1
4	1	1	1	1	1
5	1	1	1	1	1
6	1	1	1	1	1
7	1	1	1	1	1
8	1	1	1	1	1
9	1	1	1	1	1
10	1	1	1	1	1
11	1	1	1	1	1
12	1	1	1	1	1
13	1	1	1	1	1
14	1	1	1	1	1
15	1	1	1	1	1
16	1	1	1	1	1
17	1	1	1	1	1
18	1	1	1	1	1
19	1	1	1	1	1
20	1	1	1	1	1
21	1	1	1	1	1
22	1	1	1	1	1
23	1	1	1	1	1
24	1	1	1	1	1
25	1	1	1	1	1
26	1	1	1	1	1
27	1	1	1	1	1
28	1	1	1	1	1
29	1	1	1	1	1
30	1	1	1	1	1
31	1	1	1	1	1
32	1	1	1	1	1
33	1	1	1	1	1
34	1	1	1	1	1
35	1	1	1	1	1
36	1	1	1	1	1
37	1	1	1	1	1
38	1	1	1	1	1
39	1	1	1	1	1
40	1	1	1	1	1
41	1	1	1	1	1
42	1	1	1	1	1
43	1	1	1	1	1
44	1	1	1	1	1
45	1	1	1	1	1
46	1	1	1	1	1
47	1	1	1	1	1
48	1	1	1	1	1
49	1	1	1	1	1
50	1	1	1	1	1
51	1	1	1	1	1
52	1	1	1	1	1
53	1	1	1	1	1
54	1	1	1	1	1
55	1	1	1	1	1
56	1	1	1	1	1
57	1	1	1	1	1
58	1	1	1	1	1
59	1	1	1	1	1
60	1	1	1	1	1
61	1	1	1	1	1
62	1	1	1	1	1
63	1	1	1	1	1
64	1	1	1	1	1
65	1	1	1	1	1
66	1	1	1	1	1
67	1	1	1	1	1
68	1	1	1	1	1
69	1	1	1	1	1
70	1	1	1	1	1
71	1	1	1	1	1
72	1	1	1	1	1
73	1	1	1	1	1
74	1	1	1	1	1
75	1	1	1	1	1
76	1	1	1	1	1
77	1	1	1	1	1
78	1	1	1	1	1
79	1	1	1	1	1
80	1	1	1	1	1
81	1	1	1	1	1
82	1	1	1	1	1
83	1	1	1	1	1
84	1	1	1	1	1
85	1	1	1	1	1
86	1	1	1	1	1
87	1	1	1	1	1
88	1	1	1	1	1
89	1	1	1	1	1
90	1	1	1	1	1
91	1	1	1	1	1
92	1	1	1	1	1
93	1	1	1	1	1
94	1	1	1	1	1
95	1	1	1	1	1
96	1	1	1	1	1
97	1	1	1	1	1
98	1	1	1	1	1
99	1	1	1	1	1
100	1	1	1	1	1

The following table shows the results of the
 experiments conducted during the year 1911.
 The first column gives the number of the
 experiment, the second column gives the
 date, the third column gives the time
 of day, the fourth column gives the
 temperature, the fifth column gives the
 pressure, the sixth column gives the
 humidity, the seventh column gives the
 wind, the eighth column gives the
 direction, the ninth column gives the
 force, the tenth column gives the
 result.

The following table shows the results of the
 experiments conducted during the year 1912.

The following table shows the results of the
 experiments conducted during the year 1913.

The following table shows the results of the
 experiments conducted during the year 1914.

The following table shows the results of the
 experiments conducted during the year 1915.

The following table shows the results of the
 experiments conducted during the year 1916.

The following table shows the results of the
 experiments conducted during the year 1917.

The following table shows the results of the
 experiments conducted during the year 1918.

The following table shows the results of the
 experiments conducted during the year 1919.

The following table shows the results of the
 experiments conducted during the year 1920.

Memory Size*	Switch Settings				
	S2-4	S2-3	S2-2	S2-1	
8K	0	0	0	0	
16K	0	0	0	1	
24K	0	0	1	0	
32K	0	0	1	1	
40K	0	1	0	0	
48K	0	1	0	1	
56K	0	1	1	0	
64K	0	1	1	1	
72K	1	0	0	0	
80K	1	0	0	1	
88K	1	0	1	0	
96K	1	0	1	1	
104K	1	1	0	0	
112K	1	1	0	1	
120K	1	1	1	0	
128K	1	1	1	1	

0 = open
1 = closed

* In K words, K = 1024

Table 1.7 Memory Size

1.4 BATTERY BACK-UP

The NS23M has a separated power plane so that battery back-up may be used if desired. The module requires +5 volts only and has the battery back-up input at pin AVI. To implement battery back-up remove jumper W20 and install W19. W20 may originally be in etch which means it must be cut. The battery back-up must be able to supply 1A at +5 volts d.c. to the memory module.

1.5 INTERNAL/EXTERNAL REFRESH

Refresh may be supplied from either an internal or external source. If supplied from an external source, a refresh cycle will be initiated on a low to high voltage transition and may be either synchronous or asynchronous. To maintain valid data, 256 refresh cycles must be completed every 4 ms. This can be accomplished by initiating one cycle every 15 +/- 1us. Figure 1.2 shows the suggested external refresh timing.



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE
A

DWG. NO.

409103882-001

A

SCALE

SHEET 9 OF

TABLE 1. Summary of data for the 1960-1961 season					
Year	Month	Day	Time	Location	Remarks
1960	1	1	10:00	1000	1000
1960	1	2	10:00	1000	1000
1960	1	3	10:00	1000	1000
1960	1	4	10:00	1000	1000
1960	1	5	10:00	1000	1000
1960	1	6	10:00	1000	1000
1960	1	7	10:00	1000	1000
1960	1	8	10:00	1000	1000
1960	1	9	10:00	1000	1000
1960	1	10	10:00	1000	1000
1960	1	11	10:00	1000	1000
1960	1	12	10:00	1000	1000
1960	1	13	10:00	1000	1000
1960	1	14	10:00	1000	1000
1960	1	15	10:00	1000	1000
1960	1	16	10:00	1000	1000
1960	1	17	10:00	1000	1000
1960	1	18	10:00	1000	1000
1960	1	19	10:00	1000	1000
1960	1	20	10:00	1000	1000
1960	1	21	10:00	1000	1000
1960	1	22	10:00	1000	1000
1960	1	23	10:00	1000	1000
1960	1	24	10:00	1000	1000
1960	1	25	10:00	1000	1000
1960	1	26	10:00	1000	1000
1960	1	27	10:00	1000	1000
1960	1	28	10:00	1000	1000
1960	1	29	10:00	1000	1000
1960	1	30	10:00	1000	1000
1960	1	31	10:00	1000	1000
1960	1	32	10:00	1000	1000
1960	1	33	10:00	1000	1000
1960	1	34	10:00	1000	1000
1960	1	35	10:00	1000	1000
1960	1	36	10:00	1000	1000
1960	1	37	10:00	1000	1000
1960	1	38	10:00	1000	1000
1960	1	39	10:00	1000	1000
1960	1	40	10:00	1000	1000
1960	1	41	10:00	1000	1000
1960	1	42	10:00	1000	1000
1960	1	43	10:00	1000	1000
1960	1	44	10:00	1000	1000
1960	1	45	10:00	1000	1000
1960	1	46	10:00	1000	1000
1960	1	47	10:00	1000	1000
1960	1	48	10:00	1000	1000
1960	1	49	10:00	1000	1000
1960	1	50	10:00	1000	1000
1960	1	51	10:00	1000	1000
1960	1	52	10:00	1000	1000
1960	1	53	10:00	1000	1000
1960	1	54	10:00	1000	1000
1960	1	55	10:00	1000	1000
1960	1	56	10:00	1000	1000
1960	1	57	10:00	1000	1000
1960	1	58	10:00	1000	1000
1960	1	59	10:00	1000	1000
1960	1	60	10:00	1000	1000
1960	1	61	10:00	1000	1000
1960	1	62	10:00	1000	1000
1960	1	63	10:00	1000	1000
1960	1	64	10:00	1000	1000
1960	1	65	10:00	1000	1000
1960	1	66	10:00	1000	1000
1960	1	67	10:00	1000	1000
1960	1	68	10:00	1000	1000
1960	1	69	10:00	1000	1000
1960	1	70	10:00	1000	1000
1960	1	71	10:00	1000	1000
1960	1	72	10:00	1000	1000
1960	1	73	10:00	1000	1000
1960	1	74	10:00	1000	1000
1960	1	75	10:00	1000	1000
1960	1	76	10:00	1000	1000
1960	1	77	10:00	1000	1000
1960	1	78	10:00	1000	1000
1960	1	79	10:00	1000	1000
1960	1	80	10:00	1000	1000
1960	1	81	10:00	1000	1000
1960	1	82	10:00	1000	1000
1960	1	83	10:00	1000	1000
1960	1	84	10:00	1000	1000
1960	1	85	10:00	1000	1000
1960	1	86	10:00	1000	1000
1960	1	87	10:00	1000	1000
1960	1	88	10:00	1000	1000
1960	1	89	10:00	1000	1000
1960	1	90	10:00	1000	1000
1960	1	91	10:00	1000	1000
1960	1	92	10:00	1000	1000
1960	1	93	10:00	1000	1000
1960	1	94	10:00	1000	1000
1960	1	95	10:00	1000	1000
1960	1	96	10:00	1000	1000
1960	1	97	10:00	1000	1000
1960	1	98	10:00	1000	1000
1960	1	99	10:00	1000	1000
1960	1	100	10:00	1000	1000

TABLE 2. Summary of data for the 1962-1963 season

TABLE 3. Summary of data for the 1964-1965 season

TABLE 4. Summary of data for the 1966-1967 season

TABLE 5. Summary of data for the 1968-1969 season




Figure 1.2 External Refresh Timing

1.6 INSTALLATION

The NS23M may be installed in any backplane wired for Q-Bus. Listed below are some guidelines:

A. Standard LSI-11 Backplanes

The NS23M Memory Card is designed to plug directly into Standard H9270 ("Quad") LSI-11 backplane/card guide assembly, and the DDV11-B ("Hex") expansion unit, the H9273-A Backplane and the H9281 backplane.

B. Precautions

In the H9270 backplane, slot one is reserved for the LSI-11 processor. The Memory Card may be inserted into any slot in this backplane with the exception of slot number one.

If the DDV11 expansion backplane is utilized, the memory card must be inserted into the A,B connectors or the C,D connectors of the backplane.

Install the card with components facing row 1, apply power and run system diagnostics. Never install or remove modules from the backplane while power is applied.

2.0 MAINTENANCE

No routine maintenance is required on the NS23M. If problems are encountered check the following:

- o Is the system configured properly? Is the bus priority daisy chain maintained?
- o Are all switches and jumpers configured properly?
- o Are the board edge contacts clean and is the board completely seated?
- o Is DC power present at the backplane?



National Semiconductor Corporation
2900 Semiconductor Drive, Santa Clara, Calif. 95051

SIZE
A

DWG. NO.

409103882-001

A

SCALE

SHEET 10 OF

1. The first part of the report is a general
description of the project and its objectives.

2. The second part of the report is a detailed
description of the methodology used in the study.

3. The third part of the report is a detailed
description of the results of the study.

4. The fourth part of the report is a detailed
description of the conclusions of the study.

5. The fifth part of the report is a detailed
description of the recommendations of the study.

6. The sixth part of the report is a detailed
description of the limitations of the study.

7. The seventh part of the report is a detailed
description of the future work.

8. The eighth part of the report is a detailed
description of the acknowledgments.

9. The ninth part of the report is a detailed
description of the references.